I. INTRODUCTION H E DEMAND for a high-resolution video A/D con-
T verter has been increasing. A two-step parallel conversion scheme is most effective from the A/D converter power dissipation and cost viewpoints. In this case, however, a high-accuracy and low-power sample-and-hold circuit, operating at video frequency and above, is required as a pre-circuit for the A/D converter. Considering a future one-chip system containing the A/D converter, +5-V single power supply operation is also required for the sample-and-hold circuit. So far, several monolithic high-accuracy video sample-and-hold IC's have been developed [11-[3] . However, they have used a comparatively large amount of power because a hold capacitor has been driven by a current source in them. Also, they all have needed two power supplies to maintain the 2-Vp-p input full-scale range and to obtain high-accuracy characteristic. Previously, the authors developed a bipolar sample-andhold IC using a complementary connected buffer as the sample switch to reduce power dissipation [41. As a result, 10-b accuracy and a 20-MHz maximum conversion rate Manuscript received September 4, 1989; revised February 5, 1990 . K. Tsugaru and M. Noda are with the Semiconductor Device Engineering Laboratory, Toshiba Corporation. 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.
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I I I I have been obtained at 400-mW power dissipation. However, the sample-and-hold IC also needed two power supplies and used high-speed p-n-p transistors. A p-n-p transistor, made by a standard process, has poor frequency performance, making video signals difficult to handle. This paper describes a single-power-supply 10-b video sample-and-hold IC, using 1.2-pm BiCMOS technology, that utilizes equivalent high-speed p-n-p transistors formed by a combination of n-p-n and PMOS transistors [5].
EQUIVALENT HIGH-SPEED P-N-P TRANSISTOR REALIZATION
The authors proposed a sample-and-hold circuit that utilized a complementary connected buffer sample switch formed by an n-p-n and a p-n-p transistor, and obtained 10-b accuracy and a 20-MHz maximum conversion rate [4] . As a large output dynamic range can be obtained according to the circuit configuration, it is advantageous for single-power-supply operation. In BiCMOS technology, which is applicable for a one-chip system realization, however, it is difficult to supply a high-speed p-n-p transistor. So, the authors considered an equivalent high-speed p-n-p transistor, shown in Fig. 1 speed p-n-p transistor is formed by the combination of an n-p-n and a PMOS transistor. As the gate-source voltage for the PMOS transistor can be set to about -1 V under actual operating conditions, the circuit shown in Fig. 1 is equivalent to a p-n-p transistor with -1-V base-emitter voltage.
It is very important to analyze the equivalent high-speed p-n-p transistor because the p-n-p transistor performances decide the characteristics for the sample-and-hold circuit, for example, acquisition time, distortion level, etc. As the equivalent p-n-p transistor is actually used in the emitter-follower circuit configuration, the authors have analyzed the circuit shown in Fig. 2(a) . DC current flow in the PMOS M1 is controlled by an impedance Z to improve frequency response. The simplified small-signal equivalent circuit for Fig. 2 (a) is shown in Fig. 2 
Cgsovl
PMOS M1 transconductance, n-p-n Ql base-emitter resistance, n-p-n Ql base-emitter and base-collector capacitances, n-p-n Ql transconductance, M1 bulk-substrate capacitance (C,,,) + Q l collector-substrate capacitance (C,,).
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In the actual calculation, the 1.2-pm BiCMOS process device parameters have been used, considering IC implementation. The analyzed operating point is also shown in Fig. 2(a) . The M1 channel length and width are 1.2 and 90 pm, respectively. The Q l emitter size is 3 X 5 pm2.
Device parameter values are shown in Tables I and 11 .
The small-signal analysis results are discussed next.
A. Output Zmpedance Z ,
As indicated in Fig. 2 (b), the output impedance in the low-frequency region is obtained as vo 1
(1)
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As Z >srT and hfes>l, ,
This shows that the output impedance shown in Fig. 2(a) is reduced by l/h, of that for the source-follower circuit, using PMOS M1. Using the values shown in Tables I and  11 , Z , = 18.7 Cl is calculated. This value is comparable to that for a p-n-p emitter-follower circuit.
B. Voltage Gain
are obtained as Z B r, and h, B 1.
In the low-frequency region, from (31,
is obtained. This indicates the emitter-follower operation. For higher frequency, the authors have attempted to simplify (3) using the values shown in Tables I and 11 . Then, below about 700 MHz, (3) is approximated as From this equation, the 3-dB bandwidth for the emitterfollower circuit is obtained as proximately consistent with that calculated from (1 11, which is 458 MHz. Equation (11) shows that the 3-dB bandwidth is mainly decided by g, , and C,, for PMOS M 1 in the 1.2-pm BiCMOS process, because grnB.Cbd is dominant in the denominator in (111, and it is necessary to increase g, , and to decrease C,, in order to increase f-3dB. It is considered that the device miniaturization is effective for that. Using 0.8-pm BiCMOS technology, f-3dB increases to about 1.5 GHz, because g,, increases to 1.5 times and C,, decreases to 0.45 times. A p-n-p transistor, with gigahertz bandwidth, may be realized by the configuration shown in Fig. 1 .
SAMPLE-AND-HOLD CIRCUIT DESIGN
The authors have designed a + 5-V single-power-supply sample-and-hold circuit using the equivalent p-n-p transistor shown in Fig. 1. A schematic of the BiCMOS sample-and-hold circuit is shown in Fig. 4 . The circuit is based on the one in [4] and consists of a complementary connected buffer format sample switch, a hold capacitor C,, and buffer circuits to feed back the hold capacitor voltage VCh to the sample switch in the holding mode. The equivalent high-speed p-n-p transistors are used in the input stage and output stage for the sample switch and the feedback buffer circuits. In order to suppress the Fig. 3 shows the results calculated using (3) and (lo), and the SPICE simulation result. From these results, the 470-MHz 3-dB bandwidth is obtained. This value is ap-V,, variation for PMOS transistors M2, M6, and MI1 due to the input (VI,) level, cascode-connected PMOS transistors (M3, M7, and M12) are used instead of M1 in Fig. 2 , and a parallel-connected resistor and voltageto-current amplifier are used as impedance Z in Fig. 2 . PMOS M6 dimensions are W/L=120 pm/1.2 p m to reduce the output impedance in the sample switch. Idling current for the output stage is 1.4 mA. Capacitors C1, C2, and C3 are used to reduce ringing voltage in the sampleand-hold operation. The sampling mode and the holding mode are explained using Figs. 5 and 6. Fig. 5 shows the transition waveforms from the holding to the sampling mode and the equivalent circuit in the sampling mode. vu and vb are the base voltages for n-p-n Q l l and n-p-n Q9, respectively. v, and vb, which are held symmetrically for V,, in the holding mode as described later, rise up to VI, -V, , , , due to M2 activation, and go down to VI, -VBEQ3 due to Q3 activation. Then, Q l l and the equivalent p-n-p transistor, formed by M6 and Ql2, construct a complementary connected buffer, as shown in Fig. 5(b) . Hold capacitor C, is charged by the emitter-follower circuit for Q l l or discharged by the emitter-follower circuit for the equivalent p-n-p transistor. It is predicted that a small acquisition time will be obtained by the broad bandwidth and the small output impedance for the sample switch. According to SPICE simulation, a 15.5-ns acquisition time at a 1-V step, a 244-V/ps rising slew rate, and a 300-V/ps falling slew rate have been obtained.
The transition waveforms from the sampling to the holding mode, and the equivalent circuit in the holding mode are shown in Fig. 6 by activating the feedback buffer circuits, respectively. The Q l l base-emiter voltage and the M 6 gate-source voltage are reverse biased at -VBBEQl4 and -VBEQ16 -VGsM1l, respectively. As a result, Q l l , M 6 , and Q12 are cut off and V,, is held. It is seen from the transition waveforms that VBEQI1 and V, , , , are always biased, under the same conditions, both in the sampling and in the holding mode. For this reason, the current injected to C, and the current extracted from C, are constant, and the distortion due to charge offset is suppressed. By tuning the Q l l and M 6 dimensions, pedestal offset is also decreased. Additionally, as the Q l l base and the M 6 gate are kept in a low-impedance condition by the feedback buffer circuits in the holding mode, the hold-mode feedthrough is suppressed. According to SPICE simulation, a 7-11s switching settling time, a 21-mV pedestal offset, and a -79-dB hold-mode feedthrough at 10-MHz l-VpPp input have been obtained.
The full-scale input range has been set to 2 to 3 V (1 VpPp). Then, the minimum voltage values for VDSMS, VDSM4, VcEQ4, and VcEQls are, respectively, about -1, -1.3, 1.2, and 1.5 V. These values are sufficient for current-source operation, considering voltage supply variations.
IV. EXPERIMENTAL RESULTS
The BiCMOS sample-and-hold IC has been fabricated in 1.2-um BiCMOS technolow with double metal lavers and evaluated. An n-p-n transistor has an ion-implanted emitter with 3-pm stripe length. The maximum fT, V,,
and ZK values are 6 GHz, 50 V, and 8 mA, respectively.
The channel length and threshold voltage for the MOS transistor are 1.2 p m and 0.8 V, respectively. A poly-Si resistor can be utilized. A double-layer poly-Si capacitor can also be utilized, but it has not been used for this sample-and-hold IC. The IC has been evaluated using an external capacitor for the hold capacitor. Fig. 7 shows the frequency responses in the sampling mode. These responses have been measured at ch=o and 22 pF. The input amplitude is about 200 mV,, in the 5 0 4 termination condition. The SPICE simulation result at C, = 0 pF is also shown for comparison. A 400-MHz 3-dB bandwidth has been obtained at c h = 0 pF. It is considered that the peak around 250 MHz results from the stray capacitance connected to the emitter for the equivalent p-n-p transistors. The 3-dB bandwidth decreases to 185 MHz at c h = 22 pF. 8-MHz input frequency is approximately equal to that at a 100-kHz input frequency. The SNR values at 8-MHz full scale and -20-dB inputs are 63.7 and 46.8 dB, respectively. The reason for SNR degradation at a 100-kHz input larger than -10 dB seems to be jitter in the input signal, but has not been clarified yet. Fig. 10 shows the frequency responses for the harmonic distortion level in the sampling mode and SNR in the sample-and-hold operation. The second-order distortion is dominant and is -58 to -59 dB between 1 and 10 MHz. The SNR at 15-MHz bandwidth is larger than 62 dB below 10 MHz.
The aperture uncertainty evaluation refers to the method in [6]. The results obtained, using a 12-b ADC, are shown in Fig. 11 . The sampling rate is 1.4 MHz and the input frequencies are 14.013672 and 28.013672 MHz. The hold capacitor value is 22 pF. From the results, 43-ps jitter and 297-pVr,, voltage noise have been calculated for the evaluated sampling system. As the 43-ps jitter contains the input signal jitter and the clock signal jitter, the aperture uncertainty for the sample-and-hold can be expected to be less than 43 ps.
The characteristics for differential gain and differential phase are important for TV signal processing. They are shown in Fig. 12(a) and (b) . The differential gain is 0.5% and the differential phase is 0.3" at a 20-MHz sampling rate. The hold capacitor value is 22 pF.
The main BiCMOS sample-and-hold IC characteristics are listed in Table 111 . The acquisition time to 0.1% is 20 ns at 1-V step and the switching settling time to 0.1% is 15 ns. The hold-mode feedthrough is less than -60 dB at l-Vp-p input below 10 MHz. The hold-mode droop rate is 14 mV/ps. The power dissipation is 150 mW. Fig. Fig. 13 . Sample-and-hold microphotograph.
13 shows a microphotograph of the sample-and-hold circuit shown in Fig. 4 . The chip area is 0.27 mm'.
V. CONCLUSION
A + 5-V single-power-supply BiCMOS sample-and-hold IC has been implemented in 1.2-wm BiCMOS technology and evaluated. It has been clarified that an equivalent p-n-p transistor, formed by the PMOS and n-p-n transistor combination, has a 3-dB bandwidth broader than 400 MHz. The BiCMOS sample-and-hold circuit, designed using the equivalent p-n-p transistors and the hold capacitor voltage feedback buffer circuits, has realized 10-b accuracy and video speed operation with +5-V single power supply. The power dissipation is only 150 mW.
Using this sample-and-hold IC and a two-step parallel format 10-b A/D converter, video signal 10-b A/D conversion is possible with +5-V single power supply and low power consumption. They are applicable to high-quality digital video equipment, such as high-definition TV.
